

Notice of References Cited

Application/Control No.

09/347,690

Applicant(s)/Patent Under
Reexamination
KHAIRA ET AL.

Examiner

Samarina Makhdoom

Art Unit

2123

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,260,949	11-1993	Hashizume et al.	714/731
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	K. Hering, R. Haupt, Th. Villman, "Hierarchical Strategy of Model Partitioning for VLSI-Design Using an Improved Mixture of Experts Approach." Parallel and Distributed Simulation, 1996. Pads 96. Proceedings. Tenth Workshop on, 1996 Page(s): 106 - 113
	V	M. L. Bailey, J. V. Briner, Jr., R. D. Chamberlain, "Parallel Logic Simulation of VLSI Systems," ACM Computing Surveys, Vol. 26, No. 3, September 1994.
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.